Architecture & Systems are Changing: The Architect’s Role in the Era of Agentic Co-Design | SIGARCH
Home
Join
About
Bylaws
Officers
Committees
Reports
Logo
Contact
Select Page
Computer Architecture Today
Informing the broad computing community about current activities, advances and future directions in computer architecture.
Architecture & Systems are Changing: The Architect’s Role in the Era of Agentic Co-Design
by Dimitrios Skarlatos on May 19, 2026 | Tags: AI Agents, Hardware-Software Co-design
Architecture & Systems are Changing: The Architect’s Role in the Era of Agentic Co-Design
The AI datacenter stack is built on hardware-software contracts and abstractions that were never designed for the workloads datacenters now serve. Memory systems strain under terabyte-scale capacity. Heterogeneous accelerators have been pressed into deployment. With datacenters projected to consume over 1,000 TWh annually, surpassing Japan (the world’s fourth-largest economy), renegotiating the hardware-software contract is no longer optional.
AI was enabled by decades of hardware and software efficiency gains. The next leap requires two orders of magnitude more, on a stack whose workloads, infrastructure, and economics bear little resemblance to the one the contract was written for.
That is not a problem any single layer of the stack can solve. It is a co-design problem, and it is unfolding while the design process itself is changing across systems and architecture.
The contract so far
Computer architecture has long been guided by a quiet contract with three commitments: abstractions, interfaces, and transparency . Layers that hide hardware complexity from programmers; interfaces like the x86 ISA that let decades-old binaries still run on Linux today; and microarchitectural state largely hidden behind a model programmers can keep in their heads. Together, these commitments deliver the property programmers care about most: programmability .
This contract is not arbitrary: it is what lets billions of lines of legacy software keep running while architects rebuild underneath. But the contract was negotiated for a world where humans wrote all of the code and humans designed all of the hardware. Both halves of that world are changing at the same time, and the architect’s job is evolving with them.
Plenty of room at the Top
In 2020, Leiserson, Thompson, Emer, Kuszmaul, Lampson, Sanchez, and Schardl argued in Science that post-Moore performance gains would have to come from the "Top" of the computing stack: software, algorithms, and hardware architecture, rather than from the "Bottom" of semiconductor physics. They were right, and the half-decade since has only sharpened the point.
The harder claim in that paper is the one we want to dwell on. The Top has plenty of room, but the gains are "opportunistic, uneven, and sporadic," subject to diminishing returns. The Top has historically been mined by hand, one paper and one design cycle at a time. What is changing now is the rate at which it is mineable. The two directions we describe next change that rate. Same Top, mined faster, mined more systematically, and mined by tools the field did not have until recently.
Two directions are reshaping the design loop
Two complementary directions are converging on how we build system software and hardware: embedding learning inside low-level mechanisms , and using AI agents to explore the architectural design space itself .
The first direction has a deep history. Perceptron-based branch predictors put a lightweight learning model on the critical path more than two decades ago, and the catalog has steadily grown since. On the cache-hierarchy side, Mockingjay uses a trained reuse-distance predictor to imitate Belady’s optimal replacement policy. On the prefetching side, Hashemi et al. framed memory access patterns as an LSTM prediction task, Pythia recast the entire prefetcher as an online reinforcement-learning agent, and Micro-Armed Bandit showed that lightweight bandit-based RL can match more complex agents at a fraction of the storage cost. Outside the cache hierarchy, reinforcement learning has been applied to chip floorplanning, learning-based memory allocation replaced hand-tuned allocator heuristics with predictors trained on real telemetry, and Seer applied deep learning to predict QoS violations in cloud microservices before they materialize. Most recently, our work on learned virtual memory (LVM) eliminated address-translation overhead with a learned index that fits in two cycles of integer arithmetic. The principle generalizes: fixed designs are being replaced with principled, hardware-realizable models that adapt to workload shifts in ways hand-tuned heuristics cannot.
The second direction is newer, and arguably more disruptive. AlphaEvolve demonstrated that LLMs paired with evolutionary search can discover algorithms across domains, from mathematical constructions to data-center scheduling. ADRS extended...