AlphaChip (controversy) - Wikipedia

Jump to content

Search

Search

Donate

Create account

Log in

Personal tools

Donate

Create account

Log in

AlphaChip (controversy)

Add languages

Add links

From Wikipedia, the free encyclopedia

Legal and scientific dispute over 2021 Nature paper by Google

The AlphaChip controversy refers to a series of public, scholarly, and legal disputes surrounding a 2021 Nature paper by Google-affiliated researchers.[1] The paper describes an approach to macro placement, a stage of chip floorplanning,[2] based on reinforcement learning (RL), a machine learning method in which a system iteratively improves its decisions by optimizing performance-based reward signals.[3]

The primary technical question is whether the new techniques are better than existing (non-AI) techniques. Both internal Google studies and external attempts to replicate the algorithm have failed to show the claimed benefits. No head-to-head comparison is available because the data used in the paper is proprietary, and Google has not released any results from running its algorithm on public benchmarks. This has resulted in considerable skepticism over the paper's claims. In addition, the inability of others (both inside and outside of Google) to replicate the claimed results have sparked concerns about the paper’s methodology, reproducibility, and scientific integrity.

The lead researchers of the Nature paper were affiliated with Google Brain, which became part of Google DeepMind, and later spun off into the company Ricursive[4].

Motivation for research: Macro placement in chip layout<br>[edit]

A CPU floorplan with structural blocks indicated by yellow outlines. Within blocks, macros of different sizes and "glue logic" in between can be seen. SRAM memories represent some of the largest macros.<br>Chip design for modern integrated circuits is a complex, expert-driven process that relies on electronic design automation. It determines the performance of the final chip, and takes weeks or months to complete. Advances that produce better designs, or complete the process faster, are commercially and academically significant.[5][6][3]

Macro placement is a step during chip design that determines the locations of large circuit components (macros) within a chip. It is followed by detailed placement, which places the far more numerous but much smaller standard cells. Alternatively, mixed-size placement simultaneously places both large macros and millions of small cells, requiring algorithms to handle objects that differ by several orders of magnitude in area and mobility.[7][8] The number of macros per circuit typically ranges from several to thousands.[7]

Mixed-size placement of the benchmark circuit ICCAD04/IBM01 by placement software Feng Shui 5.1: macros are shown by large red rectangles, standard cells placed in rows - by small blue rectangles.<br>Wiring must be performed after placement, and the details of this wiring strongly influence the power, performance, and area (PPA) of the completed chip. The full wiring calculation is very resource intensive, so placement tools typically use a proxy cost, a simplified objective function used to guide the placement algorithm during training and evaluation.[3] The faithfulness of the chosen proxy cost to the final objective cost is a critical aspect of placer performance.[9][10][11]

State of the art as of 2021<br>[edit]

Chips have been designed since the 1960s, so there were many existing methods as of 2021. Available options included manual design, academic tools, and commercial offerings. Academic methods include combinatorial optimization techniques such as simulated annealing, analytical placement, hierarchical heuristics,[12][13] and as of 2019[update] reinforcement learning and broader machine learning techniques.[14]. Existing (non-AI) academic tools for solving the same problem include APlace,[15] NTUplace3,[16] ePlace,[17] RePlace,[18] and DREAMPlace.[19]

Commercial EDA vendors also offered automated software tools for floorplanning and mixed-size placement. For instance, as of 2019[update] Cadence’s Innovus implementation software offered a Concurrent Macro Placer (CMP) feature to automatically place large blocks and standard cells.[20][21]

The 2021 Nature paper and its claims<br>[edit]

In 2021, Nature published a paper under the title “A graph‑placement methodology for fast chip design” co‑authored by 21 Google-affiliated researchers. The paper reported that an RL agent could generate macro placements for integrated circuits "in under six hours" and achieve improvements over human-designed layouts in power, timing performance, and area (PPA), standard chip-quality metrics referring respectively to energy consumption, chip operating speed, and silicon footprint (evaluated after wire routing).[3] It introduced a sequential macro placement algorithm in which macros are placed one at a time instead of optimizing their locations concurrently. At each step, the...